IC FREQ SYNTH PLL 48QFN
| Part Number | LTC6950IUHH#TRPBF |
| Date Code | 2127 |
| Quantity Available | 12430 pcs |
| Manufacturer | Linear Technology/Analog Devices |
| Lead Time | Ship within 24 hours |
| QTY | 2000 |
| Datasheet | LTC6950.pdf |
| Minimum Quantity | More than 50pcs |
| Distributor | SingSun |
| RoHS Status | Lead free / RoHS Compliant |
| Ship From | Hong Kong |
| Shipment Way | EMS/SF/DHL/TNT/UPS/FedEx |
| Country of Assembly | KOREA |
| Country of Diffusion | IRELAND |
| Lot Number | LV26802.95 |
| MSL | 1 |
| Base Product Number | LTC6950 |
| Packaging | Tape & Reel (TR) |
| Type | Clock/Frequency Synthesizer, Fanout Buffer (Distribution) |
| PLL | Yes |
| Input | Clock |
| Output | CMOS, LVDS, PECL |
| Number of Circuits | 1 |
| Ratio - Input:Output | 1:05 |
| Differential - Input:Output | Yes/Yes |
| Frequency - Max | 1.4GHz |
| Divider/Multiplier | Yes/No |
| Voltage - Supply | 3.15 V ~ 5.25 V |
| Operating Temperature | -40°C ~ 105°C |
| Mounting Type | Surface Mount |
| Package / Case | 48-WFQFN Exposed Pad |
| Supplier Device Package | 48-QFN (5x9) |
The LTC6950IUHH#TRPBF is a low phase noise integer-N frequency synthesizer core with clock distribution. The LTC6950IUHH#TRPBF delivers the low phase noise clock signals demanded in high frequency, high resolution data acquisition systems.
The frequency synthesizer contains a full low noise PLL core with a programmable reference divider (R), a programmable feedback divider (N), a phase/frequency detector (PFD) and a low noise charge pump (CP). The clock distribution section of the LTC6950 delivers up to five outputs based on the VCO input. Each output is individually programmed to divide the VCO input frequency by any integer from 1 to 63 and to delay the output by 0 to 63 VCO clock cycles. Four of the outputs feature very low noise, low skew LVPECL logic signals capable of operation up to 1.4GHz. The fifth output is selectable as either an LVDS (800MHz) or CMOS (250MHz) logic type. This output is also programmed to produce an output signal based on either the VCO input or the reference divider output.
