

20V, 500mA, Ultralow Noise, Ultrahigh PSRR Linear Regulator with VIOC Control

FEATURES

- **Ultralow RMS Noise:** 0.8 μ V_{RMS} (10Hz to 100kHz)
- **Ultralow Spot Noise:** 2nV/ $\sqrt{\text{Hz}}$ at 10kHz
- **Ultrahigh PSRR:** 76dB at 1MHz
- **Output Current:** 500mA
- **Wide Input Voltage Range:** 1.8V to 20V
- **Single Capacitor Improves Noise and PSRR**
- **100 μ A SET Pin Current:** $\pm 1\%$ Initial Accuracy
- **VIOC Pin Controls Upstream Regulator to Minimize Power Dissipation**
- Single Resistor Programs Output Voltage
- Programmable Current Limit
- Low Dropout Voltage: 260mV
- Output Voltage Range: 0V to 15V
- Programmable Power Good
- Fast Start-Up Capability
- Precision Enable/UVLO
- Parallelable for Lower Noise and Higher Current
- Internal Current Limit with Foldback
- Minimum Output Capacitor: 10 μ F Ceramic
- Reverse-Battery and Reverse-Current Protection
- 12-Lead MSOP and 3mm \times 3mm DFN Packages

APPLICATIONS

- RF Power Supplies: PLLs, VCOs, Mixers, LNAs, PAs
- Very Low Noise Instrumentation
- High Speed/High Precision Data Converters
- Medical Applications: Imaging, Diagnostics
- Post-Regulator for Switching Supplies

DESCRIPTION


The LT[®]3045-1 is a high performance low dropout linear regulator featuring LTC's ultralow noise and ultrahigh PSRR architecture for powering noise sensitive applications. Designed as a precision current reference followed by a high performance voltage buffer, the LT3045-1 can be easily paralleled to further reduce noise, increase output current and spread heat on the PCB. In addition to the LT3045 feature set, the LT3045-1 incorporates a VIOC tracking function to control an upstream switching converter to maintain a constant voltage across the LT3045-1 and hence minimize power dissipation.

The device supplies 500mA at a typical 260mV dropout voltage. Operating quiescent current is nominally 2.3mA and drops to $\ll 1\mu$ A in shutdown. The LT3045-1's wide output voltage range (0V to 15V) while maintaining unity-gain operation provides virtually constant output noise, PSRR, bandwidth and load regulation, independent of the programmed output voltage. Additionally, the regulator features programmable current limit, fast start-up capability and programmable power good to indicate output voltage regulation.


The LT3045-1 is stable with a minimum 10 μ F ceramic output capacitor. Built-in protection includes reverse-battery protection, reverse-current protection, internal current limit with foldback and thermal limit with hysteresis. The LT3045-1 is available in thermally enhanced 12-Lead MSOP and 3mm \times 3mm DFN packages.

 LT, LTC, LTM, Linear Technology and the Linear Logo are registered trademarks of Analog Devices, Inc. Patents pending. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION



Noise Spectral Density



LT3045-1

ABSOLUTE MAXIMUM RATINGS (Note 1)

IN Pin Voltage	±22V	OUT Pin Voltage (Note 10)	−0.3V, 16V
VIOC Pin Voltage (Note 10)	−0.3V, 4V	OUT-to-OUTS Differential (Note 14)	±1.2V
EN/UV Pin Voltage	±22V	IN-to-OUT Differential	±22V
IN-to-EN/UV Differential	±22V	IN-to-OUTS Differential	±22V
PG Pin Voltage (Note 10)	−0.3V, 22V	Output Short-Circuit Duration	Indefinite
ILIM Pin Voltage (Note 10)	−0.3V, 1V	Operating Junction Temperature Range (Note 9)	
PGFB Pin Voltage (Note 10)	−0.3V, 22V	E-Grade, I-Grade	−40°C to 125°C
SET Pin Voltage (Note 10)	−0.3V, 16V	Storage Temperature Range	−65°C to 150°C
SET Pin Current (Note 7)	±20mA	Lead Temperature (Soldering, 10 Sec)	
OUTS Pin Voltage (Note 10)	−0.3V, 16V	MSE Package	300°C
OUTS Pin Current (Note 7)	±20mA		

PIN CONFIGURATION

<p>TOP VIEW</p> <p>DD PACKAGE 12-LEAD (3mm × 3mm) PLASTIC DFN $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 34^{\circ}\text{C/W}$, $\theta_{JC} = 5.5^{\circ}\text{C/W}$ EXPOSED PAD (PIN 13) IS GND, MUST BE SOLDERED TO PCB</p>	<p>TOP VIEW</p> <p>MSE PACKAGE 12-LEAD PLASTIC MSOP $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 33^{\circ}\text{C/W}$, $\theta_{JC} = 8^{\circ}\text{C/W}$ EXPOSED PAD (PIN 13) IS GND, MUST BE SOLDERED TO PCB</p>
---	---

ORDER INFORMATION <http://www.linear.com/product/LT3045-1#orderinfo>

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3045EDD-1#PBF	LT3045EDD-1#TRPBF	LHBR	12-Lead (3mm × 3mm) Plastic DFN	−40°C to 125°C
LT3045IDD-1#PBF	LT3045IDD-1#TRPBF	LHBR	12-Lead (3mm × 3mm) Plastic DFN	−40°C to 125°C
LT3045EMSE-1#PBF	LT3045EMSE-1#TRPBF	30451	12-Lead Plastic MSOP	−40°C to 125°C
LT3045IMSE-1#PBF	LT3045IMSE-1#TRPBF	30451	12-Lead Plastic MSOP	−40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeand reel/>. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

LT3045 Options

PART NUMBER	VIOC FUNCTION
LT3045-1	Yes
LT3045	No

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input Voltage Range		●	2		20	V
Minimum IN Pin Voltage (Note 2)	$I_{LOAD} = 500\text{mA}$, V_{IN} UVLO Rising V_{IN} UVLO Hysteresis	●		1.78 75	2	V mV
Output Voltage Range	$V_{IN} > V_{OUT}$	●	0		15	V
SET Pin Current (I_{SET})	$V_{IN} = 2\text{V}$, $I_{LOAD} = 1\text{mA}$, $V_{OUT} = 1.3\text{V}$ $2\text{V} < V_{IN} < 20\text{V}$, $0\text{V} < V_{OUT} < 15\text{V}$, $1\text{mA} < I_{LOAD} < 500\text{mA}$ (Note 3)	●	99 98	100 100	101 102	μA μA
Fast Start-Up Set Pin Current	$V_{PGFB} = 289\text{mV}$, $V_{IN} = 2.8\text{V}$, $V_{SET} = 1.3\text{V}$			2		mA
Output Offset Voltage $V_{OS} (V_{OUT} - V_{SET})$ (Note 4)	$V_{IN} = 2\text{V}$, $I_{LOAD} = 1\text{mA}$, $V_{OUT} = 1.3\text{V}$ $2\text{V} < V_{IN} < 20\text{V}$, $0\text{V} < V_{OUT} < 15\text{V}$, $1\text{mA} < I_{LOAD} < 500\text{mA}$ (Note 3)	●	-1 -2		1 2	mV mV
Line Regulation: ΔI_{SET} Line Regulation: ΔV_{OS}	$V_{IN} = 2\text{V}$ to 20V , $I_{LOAD} = 1\text{mA}$, $V_{OUT} = 1.3\text{V}$ $V_{IN} = 2\text{V}$ to 20V , $I_{LOAD} = 1\text{mA}$, $V_{OUT} = 1.3\text{V}$ (Note 4)	● ●		0.5 0.5	± 2 ± 3	nA/V $\mu\text{V/V}$
Load Regulation: ΔI_{SET} Load Regulation: ΔV_{OS}	$I_{LOAD} = 1\text{mA}$ to 500mA , $V_{IN} = 2\text{V}$, $V_{OUT} = 1.3\text{V}$ $I_{LOAD} = 1\text{mA}$ to 500mA , $V_{IN} = 2\text{V}$, $V_{OUT} = 1.3\text{V}$ (Note 4)	●		3 0.1	0.5	nA mV
Change in I_{SET} with V_{SET} Change in V_{OS} with V_{SET} Change in I_{SET} with V_{SET} Change in V_{OS} with V_{SET}	$V_{SET} = 1.3\text{V}$ to 15V , $V_{IN} = 20\text{V}$, $I_{LOAD} = 1\text{mA}$ $V_{SET} = 1.3\text{V}$ to 15V , $V_{IN} = 20\text{V}$, $I_{LOAD} = 1\text{mA}$ (Note 4) $V_{SET} = 0\text{V}$ to 1.3V , $V_{IN} = 20\text{V}$, $I_{LOAD} = 1\text{mA}$ $V_{SET} = 0\text{V}$ to 1.3V , $V_{IN} = 20\text{V}$, $I_{LOAD} = 1\text{mA}$ (Note 4)	● ● ● ●		30 0.03 150 0.3	400 0.6 600 2	nA mV nA mV
Dropout Voltage (Note 5)	$I_{LOAD} = 1\text{mA}$, 50mA	●		220	275 330	mV mV
	$I_{LOAD} = 300\text{mA}$	●		220	280 350	mV mV
	$I_{LOAD} = 500\text{mA}$	●		260	350 450	mV mV
GND Pin Current $V_{IN} = V_{OUT(\text{NOMINAL})}$ (Note 6)	$I_{LOAD} = 10\mu\text{A}$	●		2.2		mA
	$I_{LOAD} = 1\text{mA}$	●		2.4	4	mA
	$I_{LOAD} = 50\text{mA}$	●		3.5	5.5	mA
	$I_{LOAD} = 100\text{mA}$	●		4.3	7	mA
	$I_{LOAD} = 500\text{mA}$	●		15	25	mA
Output Noise Spectral Density (Notes 4, 8)	$I_{LOAD} = 500\text{mA}$, Frequency = 10Hz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$, $V_{OUT} = 3.3\text{V}$			500		$\text{nV}/\sqrt{\text{Hz}}$
	$I_{LOAD} = 500\text{mA}$, Frequency = 10Hz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 4.7\mu\text{F}$, $1.3\text{V} \leq V_{OUT} \leq 15\text{V}$			70		$\text{nV}/\sqrt{\text{Hz}}$
	$I_{LOAD} = 500\text{mA}$, Frequency = 10kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$, $1.3\text{V} \leq V_{OUT} \leq 15\text{V}$			2		$\text{nV}/\sqrt{\text{Hz}}$
	$I_{LOAD} = 500\text{mA}$, Frequency = 10kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$, $0\text{V} \leq V_{OUT} < 1.3\text{V}$			5		$\text{nV}/\sqrt{\text{Hz}}$
Output RMS Noise (Notes 4, 8)	$I_{LOAD} = 500\text{mA}$, BW = 10Hz to 100kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$, $V_{OUT} = 3.3\text{V}$			2.5		μV_{RMS}
	$I_{LOAD} = 500\text{mA}$, BW = 10Hz to 100kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 4.7\mu\text{F}$, $1.3\text{V} \leq V_{OUT} \leq 15\text{V}$			0.8		μV_{RMS}
	$I_{LOAD} = 500\text{mA}$, BW = 10Hz to 100kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 4.7\mu\text{F}$, $0\text{V} \leq V_{OUT} < 1.3\text{V}$			1.8		μV_{RMS}
Reference Current RMS Output Noise (Notes 4, 8)	BW = 10Hz to 100kHz			6		nA_{RMS}
Ripple Rejection $1.3\text{V} \leq V_{OUT} \leq 15\text{V}$ $V_{IN} - V_{OUT} = 2\text{V}$ (Avg) (Notes 4, 8)	$V_{\text{RIPPLE}} = 500\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 120\text{Hz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 4.7\mu\text{F}$			117		dB
	$V_{\text{RIPPLE}} = 150\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 10\text{kHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$			90		dB
	$V_{\text{RIPPLE}} = 150\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 100\text{kHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$			77		dB
	$V_{\text{RIPPLE}} = 150\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 1\text{MHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$			76		dB
	$V_{\text{RIPPLE}} = 80\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 10\text{MHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$			53		dB
Ripple Rejection $0\text{V} \leq V_{OUT} < 1.3\text{V}$ $V_{IN} - V_{OUT} = 2\text{V}$ (Avg) (Notes 4, 8)	$V_{\text{RIPPLE}} = 500\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 120\text{Hz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$			104		dB
	$V_{\text{RIPPLE}} = 50\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 10\text{kHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$			85		dB
	$V_{\text{RIPPLE}} = 50\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 100\text{kHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$			72		dB
	$V_{\text{RIPPLE}} = 50\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 1\text{MHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$			64		dB
	$V_{\text{RIPPLE}} = 50\text{mV}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 10\text{MHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$			54		dB
EN/UV Pin Threshold	EN/UV Trip Point Rising (Turn-On), $V_{IN} = 2\text{V}$	●	1.18	1.24	1.32	V
EN/UV Pin Hysteresis	EN/UV Trip Point Hysteresis, $V_{IN} = 2\text{V}$			130		mV

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
EN/UV Pin Current	$V_{\text{EN/UV}} = 0\text{V}$, $V_{\text{IN}} = 20\text{V}$ $V_{\text{EN/UV}} = 1.24\text{V}$, $V_{\text{IN}} = 20\text{V}$ $V_{\text{EN/UV}} = 20\text{V}$, $V_{\text{IN}} = 0\text{V}$	● ●		0.03 8	± 1 15	μA μA μA
Quiescent Current in Shutdown ($V_{\text{EN/UV}} = 0\text{V}$)	$V_{\text{IN}} = 6\text{V}$	●		0.3	1 10	μA μA
Internal Current Limit (Note 12)	$V_{\text{IN}} = 2\text{V}$, $V_{\text{OUT}} = 0\text{V}$ $V_{\text{IN}} = 12\text{V}$, $V_{\text{OUT}} = 0\text{V}$ $V_{\text{IN}} = 20\text{V}$, $V_{\text{OUT}} = 0\text{V}$	● ●	570 230	710 330	850 430	mA mA mA
Programmable Current Limit	Programming Scale Factor: $2\text{V} < V_{\text{IN}} < 20\text{V}$ (Note 11) $V_{\text{IN}} = 2\text{V}$, $V_{\text{OUT}} = 0\text{V}$, $R_{\text{ILIM}} = 300\Omega$ $V_{\text{IN}} = 2\text{V}$, $V_{\text{OUT}} = 0\text{V}$, $R_{\text{ILIM}} = 1.5\text{k}\Omega$	● ●	450 90	150 500 100	550 110	$\text{mA} \cdot \text{k}\Omega$ mA mA
PGFB Trip Point	PGFB Trip Point Rising	●	291	300	309	mV
PGFB Hysteresis	PGFB Trip Point Hysteresis			7		mV
PGFB Pin Current	$V_{\text{IN}} = 2\text{V}$, $V_{\text{PGFB}} = 300\text{mV}$			25		nA
PG Output Low Voltage	$I_{\text{PG}} = 100\mu\text{A}$	●		30	100	mV
PG Leakage Current	$V_{\text{PG}} = 20\text{V}$	●			1	μA
Reverse Input Current	$V_{\text{IN}} = -20\text{V}$, $V_{\text{EN/UV}} = 0\text{V}$, $V_{\text{OUT}} = 0\text{V}$, $V_{\text{SET}} = 0\text{V}$	●			100	μA
Reverse Output Current	$V_{\text{IN}} = 0$, $V_{\text{OUT}} = 5\text{V}$, SET = Open			14	25	μA
Minimum Load Required (Note 13)	$V_{\text{OUT}} < 1\text{V}$	●	10			μA
Thermal Shutdown	T_J Rising Hysteresis			165 8		$^\circ\text{C}$ $^\circ\text{C}$
Start-Up Time	$V_{\text{OUT(NOM)}} = 5\text{V}$, $I_{\text{LOAD}} = 500\text{mA}$, $C_{\text{SET}} = 0.47\mu\text{F}$, $V_{\text{IN}} = 6\text{V}$, $V_{\text{PGFB}} = 6\text{V}$ $V_{\text{OUT(NOM)}} = 5\text{V}$, $I_{\text{LOAD}} = 500\text{mA}$, $C_{\text{SET}} = 4.7\mu\text{F}$, $V_{\text{IN}} = 6\text{V}$, $V_{\text{PGFB}} = 6\text{V}$ $V_{\text{OUT(NOM)}} = 5\text{V}$, $I_{\text{LOAD}} = 500\text{mA}$, $C_{\text{SET}} = 4.7\mu\text{F}$, $V_{\text{IN}} = 6\text{V}$, $R_{\text{PG1}} = 50\text{k}\Omega$, $R_{\text{PG2}} = 700\text{k}\Omega$ (with Fast Start-Up to 90% of V_{OUT})			55 550 10		ms ms ms
Thermal Regulation	10ms Pulse			-0.01		$\%/W$
Input-to-Output Differential Voltage Control (VIOC) (Note 15)	VIOC Amplifier Gain			1		V/V
	VIOC Pin Voltage Range: $V_{\text{OUT}} > V_{\text{VIOC}} + 0.5\text{V}$	●	1		4	V
	VIOC Pin Voltage: $V_{\text{OUT}} \leq 1.5\text{V}$, $V_{\text{IN}} = 2.5\text{V}$			1		V
	VIOC Pin Source Current	●	200			μA
	VIOC Pin Sink Current: $V_{\text{IN}} \geq 2.5\text{V}$	●			15	μA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The EN/UV pin threshold must be met to ensure device operation.

Note 3: Maximum junction temperature limits operating conditions. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current, especially due to the internal current limit foldback which starts to decrease current limit at $V_{\text{IN}} - V_{\text{OUT}} > 12\text{V}$. If operating at maximum output current, limit the input voltage range. If operating at the maximum input voltage, limit the output current range.

Note 4: OUTS ties directly to OUT.

Note 5: Dropout voltage is the minimum input-to-output differential voltage needed to maintain regulation at a specified output current. The dropout voltage is measured when output is 1% out of regulation. This definition results in a higher dropout voltage compared to hard dropout — which is measured when $V_{\text{IN}} = V_{\text{OUT(NOMINAL)}}$. For lower output voltages, below 1.5V, dropout voltage is limited by the minimum input voltage specification. Please consult the Typical Performance Characteristics for curves of dropout voltage as a function of output load current and temperature measured in a typical application circuit.

ELECTRICAL CHARACTERISTICS

Note 6: GND pin current is tested with $V_{IN} = V_{OUT(NOMINAL)}$ and a current source load. Therefore, the device is tested while operating in dropout. This is the worst-case GND pin current. GND pin current decreases at higher input voltages. Note that GND pin current does not include SET pin or ILIM pin current but Quiescent current does include them.

Note 7: SET and OUTS pins are clamped using diodes and two 25Ω series resistors. For less than 5ms transients, this clamp circuitry can carry more than the rated current. Refer to Applications Information for more information.

Note 8: Adding a capacitor across the SET pin resistor decreases output voltage noise. Adding this capacitor bypasses the SET pin resistor's thermal noise as well as the reference current's noise. The output noise then equals the error amplifier noise. Use of a SET pin bypass capacitor also increases start-up time.

Note 9: The LT3045-1 is tested and specified under pulsed load conditions such that $T_J \approx T_A$. The LT3045-1E is 100% tested at 25°C and performance is guaranteed from 0°C to 125°C. Specifications over the -40°C to 125°C operating temperature range are assured by design, characterization, and correlation with statistical process controls. The LT3045-1I is guaranteed over the full -40°C to 125°C operating temperature range. High junction

temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.

Note 10: Parasitic diodes exist internally between the VIOC, ILIM, PG, PGFB, SET, OUTS, and OUT pins and the GND pin. Do not drive these pins more than 0.3V below the GND pin during a fault condition. These pins must remain at a voltage more positive than GND during normal operation.

Note 11: The current limit programming scale factor is specified while the internal backup current limit is not active. Note that the internal current limit has foldback protection for $V_{IN} - V_{OUT}$ differentials greater than 12V.










Note 12: The internal back-up current limit circuitry incorporates foldback protection that decreases current limit for $V_{IN} - V_{OUT} > 12V$. Some level of output current is provided at all $V_{IN} - V_{OUT}$ differential voltages. Consult the Typical Performance Characteristics graph for current limit vs $V_{IN} - V_{OUT}$.

Note 13: For output voltages less than 1V, the LT3045-1 requires a 10μA minimum load current for stability.

Note 14: Maximum OUT-to-OUTS differential is guaranteed by design.


Note 15: The VIOC buffer outputs a voltage equal to $V_{IN} - V_{OUT}$ or $V_{IN} - 1.5V$ (for $V_{OUT} \leq 1.5V$). See Block Diagram and Applications Information for further information. The VIOC pin's source current should be set between 10μA and 200μA.

TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.

Quiescent Current




30451 G10

Quiescent Current




30451 G11

Quiescent Current




30451 G12

Quiescent Current




30451 G13

Typical Dropout Voltage




30451 G14

Dropout Voltage




30451 G15

GND Pin Current




30451 G16

GND Pin Current












30451 G17

GND Pin Current




30451 G18

TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^{\circ}\text{C}$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.


Internal Current Limit




Programmable Current Limit




Programmable Current Limit




ILIM Pin Current




PGFB Rising Threshold




PGFB Hysteresis




PG Output Low Voltage



PG Pin Leakage Current




I_{SET} During Start-Up with Fast Start-Up Enabled




TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.


I_{SET} During Start-Up with Fast Start-Up Enabled




Output Overshoot Recovery Current Sink




Output Overshoot Recovery Current Sink




V_{OUT} Forced Above $V_{OUT(NOMINAL)}$




Power Supply Ripple Rejection




Power Supply Ripple Rejection




Power Supply Ripple Rejection



Power Supply Ripple Rejection as a Function of Error Amplifier Input Pair




Power Supply Ripple Rejection




TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.


**Integrated RMS Output Noise
(10Hz to 100kHz)**




**Integrated RMS Output Noise
(10Hz to 100kHz)**




**Integrated RMS Output Noise
(10Hz to 100kHz)**




Noise Spectral Density




Noise Spectral Density




Noise Spectral Density




**Noise Spectral Density as
a Function of Error Amplifier
Input Pair**



Output Noise: 10Hz to 100kHz




Load Transient Response




TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.


Line Transient Response




Start-Up Time with and without Fast Start-Up Circuitry for Large C_{SET}




Input Supply Ramp-Up and Ramp-Down




VIOC Voltage




VIOC Voltage



VIOC Sink Current



VIOC Voltage



PIN FUNCTIONS

IN (Pins 1, 2): Input. These pins supply power to the regulator. The LT3045-1 requires a bypass capacitor at the IN pin. In general, a battery's output impedance rises with frequency, so include a bypass capacitor in battery-powered applications. While a $4.7\mu\text{F}$ input bypass capacitor generally suffices, applications with large load transients may require higher input capacitance to prevent input supply droop. Consult the Applications Information section on the proper use of an input capacitor and its effect on circuit performance, in particular PSRR. The LT3045-1 withstands reverse voltages on IN with respect to GND, OUTS and OUT. In the case of a reversed input, which occurs if a battery is plugged-in backwards, the LT3045-1 acts as if a diode is in series with its input. Hence, no reverse-current flows into the LT3045-1 and no negative voltage appears at the load. The device protects itself and the load.

VIOC (Pin 3): Voltage for Input-to-Output Control. The LT3045-1 incorporates a tracking function to control the switching pre-regulator powering the LT3045-1. The VIOC pin is the output of this tracking function that drives the pre-regulator's feedback (FB) pin to maintain the LT3045-1's input voltage at $V_{\text{OUT}} + V_{\text{VIOC}}$. This function minimizes power dissipation while maintaining PSRR performance. See Applications Information section for details.

EN/UV (Pin 4): Enable/UVLO. Pulling the LT3045-1's EN/UV pin low places the part in shutdown. Quiescent current in shutdown drops to less than $1\mu\text{A}$ and the output voltage turns off. Alternatively, the EN/UV pin can set an input supply undervoltage lockout (UVLO) threshold using a resistor divider between IN, EN/UV and GND. The LT3045-1 typically turns on when the EN/UV voltage exceeds 1.24V on its rising edge, with a 130mV hysteresis on its falling edge. The EN/UV pin can be driven above the input voltage and maintain proper functionality. If unused, tie EN/UV to IN. Do not float the EN/UV pin.

PG (Pin 5): Power Good. PG is an open-collector flag that indicates output voltage regulation. PG pulls low if PGFB is below 300mV . If the power good functionality is not needed, float the PG pin. A parasitic substrate diode exists between PG and GND pins of the LT3045-1; do not drive PG more than 0.3V below GND during normal operation or during a fault condition.

ILIM (Pin 6): Current Limit Programming Pin. Connecting a resistor between ILIM and GND programs the current limit. For best accuracy, Kelvin connect this resistor directly to the LT3045-1's GND pin. The programming scale factor is nominally $150\text{mA}\cdot\text{k}\Omega$. The ILIM pin sources current proportional (1:500) to output current; therefore, it also serves as a current monitoring pin with a 0V to 300mV range. If the programmable current limit functionality is not needed, tie ILIM to GND. A parasitic substrate diode exists between ILIM and GND pins of the LT3045-1; do not drive ILIM more than 0.3V below GND during normal operation or during a fault condition.

PGFB (Pin 7): Power Good Feedback. The PG pin pulls high if PGFB increases beyond 300mV on its rising edge, with 7mV hysteresis on its falling edge. Connecting an external resistor divider between OUT, PGFB and GND sets the programmable power good threshold with the following transfer function: $0.3\text{V} \cdot (1 + R_{\text{PG2}}/R_{\text{PG1}})$. As discussed in the Applications Information section, PGFB also activates the fast start-up circuitry. Tie PGFB to IN if power good and fast start-up functionalities are not needed, and if reverse input protection is additionally required, tie the anode of a 1N4148 diode to IN and its cathode to PGFB. See the Typical Applications section for details. A parasitic substrate diode exists between PGFB and GND pins of the LT3045-1; do not drive PGFB more than 0.3V below GND during normal operation or during a fault condition.

SET (Pin 8): SET. This pin is the inverting input of the error amplifier and the regulation set-point for the LT3045-1. SET sources a precision $100\mu\text{A}$ current that flows through an external resistor connected between SET and GND. The LT3045-1's output voltage is determined by $V_{\text{SET}} = I_{\text{SET}} \cdot R_{\text{SET}}$. Output voltage range is from zero to 15V . Adding a capacitor from SET to GND improves noise, PSRR and transient response at the expense of increased start-up time. For optimum load regulation, Kelvin connect the ground side of the SET pin resistor directly to the load. A parasitic substrate diode exists between SET and GND pins of the LT3045-1; do not drive SET more than 0.3V below GND during normal operation or during a fault condition.


PIN FUNCTIONS

GND (Pin 9, Exposed Pad Pin 13): Ground. The exposed backside is an electrical connection to GND. To ensure proper electrical and thermal performance, solder the exposed backside to the PCB ground and tie it directly to the GND pin.

OUTS (Pin 10): Output Sense. This pin is the noninverting input to the error amplifier. For optimal transient performance and load regulation, Kelvin connect OUTS directly to the output capacitor and the load. Also, tie the GND connections of the output capacitor and the SET pin capacitor directly together. A parasitic substrate diode exists between OUTS and GND pins of the LT3045-1; do not drive OUTS more than 0.3V below GND during normal operation or during a fault condition.

OUT (Pins 11, 12): Output. These pins supply power to the load. For stability, use a minimum 10 μ F output capacitor with an ESR below 20m Ω and an ESL below 2nH. Large load transients require larger output capacitance to limit peak voltage transients. Refer to the Applications Information section for more information on output capacitance. A parasitic substrate diode exists between OUT and GND pins of the LT3045-1; do not drive OUT more than 0.3V below GND during normal operation or during a fault condition.

BLOCK DIAGRAM



APPLICATIONS INFORMATION

The LT3045-1 is a high performance low dropout linear regulator featuring LTC’s ultralow noise ($2\text{nV}/\sqrt{\text{Hz}}$ at 10kHz) and ultrahigh PSRR (76dB at 1MHz) architecture for powering noise sensitive applications. Designed as a precision current source followed by a high performance rail-to-rail voltage buffer, the LT3045-1 can be easily paralleled to further reduce noise, increase output current and spread heat on the PCB. The device additionally features programmable current limit, fast start-up capability and programmable power good.

The LT3045-1 is easy to use and incorporates all of the protection features expected in high performance regulators. Included are short-circuit protection, safe operating area protection, reverse-battery protection, reverse-current protection, and thermal shutdown with hysteresis.

In addition to the LT3045 feature set, the LT3045-1 incorporates a VIOC tracking function to control an upstream switching converter to maintain a constant voltage across the LT3045-1 and hence minimize power dissipation.

Output Voltage

The LT3045-1 incorporates a precision $100\mu\text{A}$ current source flowing out of the SET pin, which also ties to the error amplifier’s inverting input. Figure 1 illustrates that connecting a resistor from SET to ground generates a reference voltage for the error amplifier. This reference voltage is simply the product of the SET pin current and the SET pin resistor. The error amplifier’s unity-gain configuration produces a low impedance version of this voltage on its noninverting input, i.e. the OUTS pin, which is externally tied to the OUT pin.




Figure 1. Basic Adjustable Regulator

The LT3045-1’s rail-to-rail error amplifier and current reference allows for a wide output voltage range from 0V (using a 0Ω resistor) to V_{IN} minus dropout — up to 15V . A PNP-based input pair is active for 0V to 0.6V output and an NPN-based input pair is active for output voltages greater than 1.3V , with a smooth transition between the two input pairs from 0.6V to 1.3V output. While the NPN-based input pair is designed to offer the best overall performance, refer to the Electrical Characteristics Table for details on offset voltage, SET pin current, output noise and PSRR variation with the error amp input pair. Table 1 lists many common output voltages and their corresponding $1\% R_{\text{SET}}$ resistors.

Table 1. 1% Resistor for Common Output Voltages

V_{OUT} (V)	R_{SET} (k Ω)
2.5	24.9
3.3	33.2
5	49.9
12	121
15	150

The benefit of using a current reference compared with a voltage reference as used in conventional regulators is that the regulator always operates in unity gain configuration, independent of the programmed output voltage. This allows the LT3045-1 to have loop gain, frequency response and bandwidth independent of the output voltage. As a result, noise, PSRR and transient performance do not change with output voltage. Moreover, since none of the error amp gain is needed to amplify the SET pin voltage to a higher output voltage, output load regulation is more tightly specified in the hundreds of microvolts range and not as a fixed percentage of the output voltage.

Since the zero TC current source is highly accurate, the SET pin resistor can become the limiting factor in achieving high accuracy. Hence, it should be a precision resistor. Additionally, any leakage paths to or from the SET pin create errors in the output voltage. If necessary, use high quality insulation (e.g., Teflon, Kel-F); moreover, cleaning of all insulating surfaces to remove fluxes and other residues may be required. High humidity environments may require a surface coating at the SET pin to provide a moisture barrier.

APPLICATIONS INFORMATION

Minimize board leakage by encircling the SET pin with a guard ring operated at a potential close to itself — ideally tied to the OUT pin. Guarding both sides of the circuit board is recommended. Bulk leakage reduction depends on the guard ring width. Leakages of 100nA into or out of the SET pin creates a 0.1% error in the reference voltage. Leakages of this magnitude, coupled with other sources of leakage, can cause significant errors in the output voltage, especially over wide operating temperature range. Figure 2 illustrates a typical guard ring layout technique.




Figure 2. DFN Guard Ring Layout

Since the SET pin is a high impedance node, unwanted signals may couple into the SET pin and cause erratic behavior. This is most noticeable when operating with a minimum output capacitor at heavy load currents. Bypassing the SET pin with a small capacitance to ground resolves this issue — 10nF is sufficient.

For applications requiring higher accuracy or an adjustable output voltage, the SET pin may be actively driven by an external voltage source capable of sinking 100μA. Connecting a precision voltage reference to the SET pin eliminates any errors present in the output voltage due to the reference current and SET pin resistor tolerances.

Output Sensing and Stability

The LT3045-1's OUTS pin provides a Kelvin sense connection to the output. The SET pin resistor's GND side provides a Kelvin sense connection to the load's GND side.

Additionally, for ultrahigh PSRR, the LT3045-1 bandwidth is made quite high (~1MHz), making it very close to a typical 10μF (1206 case size) ceramic output capacitor's self-resonance frequency (~1.6MHz). Therefore, it is very important to avoid adding extra impedance (ESR and ESL) outside the feedback loop. To that end, as shown in




Figure 3. C_{OUT} and C_{SET} Connections for Best Performance

Figure 3, minimize the effects of PCB trace and solder inductance by tying the OUTS pin directly to C_{OUT} and the GND side of C_{SET} directly to the GND side of C_{OUT} , as well as keep the GND sides of C_{IN} and C_{OUT} reasonably close. Refer to the LT3045-1 demo board manual for more information on the recommended layout that meets these requirements. While the LT3045-1 is robust enough not to oscillate if the recommended layout is not followed, depending on the actual layout, phase/gain margin, noise and PSRR performance may degrade.

Stability and Output Capacitance

The LT3045-1 requires an output capacitor for stability. Given its high bandwidth, LTC recommends low ESR and ESL ceramic capacitors. A minimum 10μF output capacitance with an ESR below 20mΩ and an ESL below 2nH is required for stability.

Given the high PSRR and low noise performance attained using a single 10μF ceramic output capacitor, larger values of output capacitor only marginally improves the performance because the regulator bandwidth decreases with increasing output capacitance — hence, there is little to be gained by using larger than the minimum 10μF output capacitor. Nonetheless, larger values of output capacitance do decrease peak output deviations during a load transient. Note that bypass capacitors used to decouple individual components powered by the LT3045-1 increase the effective output capacitance.

APPLICATIONS INFORMATION

Give extra consideration to the type of ceramic capacitors used. They are manufactured with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics used are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitance in the small packages, but they tend to have stronger voltage and temperature coefficients as shown in Figure 4 and Figure 5. When used with a 5V regulator, a 16V 10 μ F Y5V capacitor can exhibit an effective value as low as 1 μ F to 2 μ F for the DC bias voltage applied over the operating temperature range.

X5R and X7R dielectrics result in more stable characteristics and are thus more suitable for LT3045-1. The X7R dielectric has better stability across temperature, while the X5R is less expensive and is available in higher values. Nonetheless, care must still be exercised when using X5R and X7R capacitors. The X5R and X7R codes only specify operating temperature range and the maximum capacitance change over temperature. While capacitance change due to DC bias for X5R and X7R is better than Y5V and Z5U dielectrics, it can still be significant enough to drop capacitance below sufficient levels. As shown in Figure 6, capacitor DC bias characteristics tend to improve as component case size increases, **but verification of expected capacitance at the operating voltage is highly recommended.** Due to its good voltage coefficient in small case sizes, LTC recommends using Murata's GJ8 series ceramic capacitors.

High Vibration Environments

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress upon it, similar to how a piezoelectric microphone works. For a ceramic capacitor, this stress can be induced by mechanical vibrations within the system or due to thermal transients.

LT3045-1 applications in high vibration environments have three distinct piezoelectric noise generators: ceramic output, input, and SET pin capacitors. However, due to LT3045-1's very low output impedance over a wide frequency range, negligible output noise is generated using




Figure 4. Ceramic Capacitor DC Bias Characteristics




Figure 5. Ceramic Capacitor Temperature Characteristics




Figure 6. Capacitor Voltage Coefficient for Different Case Sizes

APPLICATIONS INFORMATION

a ceramic output capacitor. Similarly, due to LT3045-1's ultrahigh PSRR, negligible output noise is generated using a ceramic input capacitor. Nonetheless, given the high SET pin impedance, any piezoelectric response from a ceramic SET pin capacitor generates significant output noise – peak-to-peak excursions of hundreds of μ Vs. However, due to the SET pin capacitor's high ESR and ESL tolerance, any non-piezoelectrically responsive (tantalum, electrolytic, or film) capacitor can be used at the SET pin – although electrolytic capacitors tend to have high $1/f$ noise. In any case, use of a surface mount capacitor is highly recommended.

Stability and Input Capacitance

The LT3045-1 is stable with a minimum $4.7\mu\text{F}$ IN pin capacitor. LTC recommends using low ESR ceramic capacitors. In cases where long wires connect the power supply to the LT3045-1's input and ground terminals, the use of low value input capacitors combined with a large load current can result in instability. The resonant LC tank circuit formed by the wire inductance and the input capacitor is the cause and not because of LT3045-1's instability.

The self-inductance, or isolated inductance, of a wire is directly proportional to its length. The wire diameter, however, has less influence on its self-inductance. For example, the self-inductance of a 2-AWG isolated wire with a diameter of 0.26" is about half the inductance of a 30-AWG wire with a diameter of 0.01". One foot of 30-AWG wire has 465nH of self-inductance.

Several methods exist to reduce a wire's self-inductance. One method divides the current flowing towards the LT3045-1 between two parallel conductors. In this case, placing the wires further apart reduces the inductance; up to a 50% reduction when placed only a few inches apart. Splitting the wires connect two equal inductors in parallel. However, when placed in close proximity to each other, their mutual inductance adds to the overall self inductance of the wires — therefore a 50% reduction is not possible in such cases. The second and more effective technique to reduce the overall inductance is to place the forward and return current conductors (the input and ground wires) in close proximity. Two 30-AWG wires separated

by 0.02" reduce the overall inductance to about one-fifth of a single wire.

If a battery mounted in close proximity powers the LT3045-1, a $4.7\mu\text{F}$ input capacitor suffices for stability. However, if a distantly located supply powers the LT3045-1, use a larger value input capacitor. Use a rough guideline of $1\mu\text{F}$ (in addition to the $4.7\mu\text{F}$ minimum) per 6" of wire length. The minimum input capacitance needed to stabilize the application also varies with the output capacitance as well as the load current. Placing additional capacitance on the LT3045-1's output helps. However, this requires significantly more capacitance compared to additional input bypassing. Series resistance between the supply and the LT3045-1 input also helps stabilize the application; as little as 0.1Ω to 0.5Ω suffices. This impedance dampens the LC tank circuit at the expense of dropout voltage. A better alternative is to use a higher ESR tantalum or electrolytic capacitor at the LT3045-1 input in parallel with a $4.7\mu\text{F}$ ceramic capacitor.

PSRR and Input Capacitance

For applications utilizing the LT3045-1 for post-regulating switching converters, placing a capacitor directly at the LT3045-1 input results in AC current (at the switching frequency) to flow near the LT3045-1. This relatively high-frequency switching current generates a magnetic field that couples to the LT3045-1 output, thereby degrading its effective PSRR. While highly dependent on the PCB, the switching pre-regulator, the input capacitance, amongst other factors, the PSRR degradation can be easily over 30dB at 1MHz. This degradation is present even if the LT3045-1 is de-soldered from the board, because it effectively degrades the PSRR of the PC board itself. While negligible for conventional low PSRR LDOs, LT3045-1's ultrahigh PSRR requires careful attention to higher order parasitics in order to extract the full performance offered by the regulator.

To mitigate the flow of high-frequency switching current near the LT3045-1, the LT3045-1 input capacitor can be entirely removed -- as long as the switching converter's output capacitor is located more than an inch away from the LT3045-1. Magnetic coupling rapidly decreases with increasing distance. Nonetheless, if the switching pre-

APPLICATIONS INFORMATION

regulator is placed too far away (conservatively more than a couple inches) from the LT3045-1, with no input capacitor present, as with any regulator, the LT3045-1 input will oscillate at the parasitic LC resonance frequency. Besides, it is generally a very common (and a preferred) practice to bypass regulator input with some capacitance. So this option is fairly limited in its scope and not the most palatable solution.

To that end, LTC recommends using the LT3045-1 demo board layout for achieving the best possible PSRR performance. The LT3045-1 demo board layout utilizes magnetic field cancellation techniques to prevent PSRR degradation caused by this high-frequency current flow—while utilizing the input capacitor.

Filtering High Frequency Spikes

For applications where the LT3045-1 is used to post-regulate a switching converter, its high PSRR effectively suppresses any “noise” present at the switcher’s switching frequency — typically 100kHz to 4MHz. However, the very high frequency (hundreds of MHz) “spikes” — beyond the LT3045-1’s bandwidth — associated with the switcher’s power switch transition times will almost directly pass through the LT3045-1. While the output capacitor is partly intended to absorb these spikes, its ESL will limit its ability at these frequencies. A ferrite bead or even the inductance associated with a short (e.g. 0.5”) PCB trace between the switcher’s output and the LT3045-1’s input can serve as an LC-filter to suppress these very high frequency spikes.

Output Noise

The LT3045-1 offers many advantages with respect to noise performance. Traditional linear regulators have several sources of noise. The most critical noise sources for a traditional regulator are its voltage reference, error amplifier, noise from the resistor divider network used for setting output voltage and the noise gain created by this resistor divider. Many low noise regulators pin out their voltage reference to allow for noise reduction by bypassing the reference voltage.

Unlike most linear regulators, the LT3045-1 does not use a voltage reference; instead, it uses a 100μA current reference. The current reference operates with typical noise

current level of $20\text{pA}/\sqrt{\text{Hz}}$ (6nA_{RMS} over a 10Hz to 100kHz bandwidth). The resultant voltage noise equals the current noise multiplied by the resistor value, which in turn is RMS summed with the error amplifier’s noise and the resistor’s own noise of $\sqrt{4kTR}$ — whereby k = Boltzmann’s constant $1.38 \cdot 10^{-23}\text{J/K}$ and T is the absolute temperature.

One problem that conventional linear regulators face is that the resistor divider setting the output voltage gains up the reference noise. In contrast, the LT3045-1’s unity-gain follower architecture presents no gain from the SET pin to the output. Therefore, if a capacitor bypasses the SET pin resistor, then the output noise is independent of the programmed output voltage. The resultant output noise is then set just by the error amplifier’s noise — typically $2\text{nV}/\sqrt{\text{Hz}}$ from 10kHz to 1MHz and $0.8\mu\text{V}_{\text{RMS}}$ in a 10Hz to 100kHz bandwidth using a $4.7\mu\text{F}$ SET pin capacitor. Paralleling multiple LT3045-1s further reduces noise by \sqrt{N} , for N parallel regulators.

Refer to the Typical Performance Characteristics section for noise spectral density and RMS integrated noise over various load currents and SET pin capacitances.

Set Pin (Bypass) Capacitance: Noise, PSRR, Transient Response and Soft-Start

In addition to reducing output noise, using a SET pin bypass capacitor also improves PSRR and transient performance. Note that any bypass capacitor leakage deteriorates the LT3045-1’s DC regulation. Capacitor leakage of even 100nA is a 0.1% DC error. Therefore, LTC recommends the use of a good quality low leakage ceramic capacitor.

Using a SET pin bypass capacitor also soft-starts the output and limits inrush current. The RC time constant, formed by the SET pin resistor and capacitor, controls soft-start time. Ramp-up rate from 0 to 90% of nominal V_{OUT} is:

$$t_{\text{SS}} \approx 2.3 \cdot R_{\text{SET}} \cdot C_{\text{SET}} \text{ (Fast Start-Up Disabled)}$$

Fast Start-Up

For ultralow noise applications that require low $1/f$ noise (i.e. at frequencies below 100Hz), a larger value SET pin capacitor is required, up to $22\mu\text{F}$. While this would normally significantly increase the regulator’s start-up time, the

APPLICATIONS INFORMATION

LT3045-1 incorporates fast start-up circuitry that increases the SET pin current to about 2mA during start-up.

As shown in the Block Diagram, the 2mA current source remains engaged while PGFB is below 300mV, unless the regulator is in current limit, dropout, thermal shutdown or input voltage is below minimum V_{IN} .

If fast start-up capability is not used, tie PGFB to IN or to OUT for output voltages above 300mV. Note that doing so also disables power good functionality.

ENABLE/UVLO

The EN/UV pin is used to put the regulator into a micro-power shutdown state. The LT3045-1 has an accurate 1.24V turn-on threshold on the EN/UV pin with 130mV of hysteresis. This threshold can be used in conjunction with a resistor divider from the input supply to define an accurate undervoltage lockout (UVLO) threshold for the regulator. The EN/UV pin current (I_{EN}) at the threshold from the Electrical Characteristics table needs to be considered when calculating the resistor divider network:

$$V_{IN(UVLO)} = 1.24V \cdot \left(1 + \frac{R_{EN2}}{R_{EN1}}\right) + I_{EN} \cdot R_{EN2}$$

The EN/UV pin current (I_{EN}) can be ignored if R_{EN1} is less than 100k. If unused, tie EN/UV pin to IN.

Programmable Power Good

As illustrated in the Block Diagram, power good threshold is user programmable using the ratio of two external resistors, R_{PG2} and R_{PG1} :

$$V_{OUT(PG_THRESHOLD)} = 0.3V \cdot \left(1 + \frac{R_{PG2}}{R_{PG1}}\right) + I_{PGFB} \cdot R_{PG2}$$

If the PGFB pin increases above 300mV, the open-collector PG pin de-asserts and becomes high impedance. The power good comparator has 7mV hysteresis and 5 μ s of deglitching. The PGFB pin current (I_{PGFB}) from the Electrical Characteristics table must be considered when determining the resistor divider network. The PGFB pin current (I_{PGFB}) can be ignored if R_{PG1} is less than 30k. If power good functionality is not used, float the PG pin. Please note that

programmable power good and fast start-up capabilities are disabled for output voltages below 300mV.

Externally Programmable Current Limit

The ILIM pin's current limit threshold is 300mV. Connecting a resistor from ILIM to GND sets the maximum current flowing out of the ILIM pin, which in turn programs the LT3045-1's current limit. With a 150mA•k Ω programming scale factor, the current limit can be calculated as follows:

$$\text{Current Limit} = \frac{150\text{mA} \cdot \text{k}\Omega}{R_{ILIM}}$$

For example, a 1k Ω resistor programs the current limit to 150mA and a 2k Ω resistor programs the current limit to 75mA. For good accuracy, Kelvin connect this resistor to the LT3045-1's GND pin.

In cases where IN-to-OUT differential is greater than 12V, the LT3045-1's foldback circuitry decreases the internal current limit. As a result, internal current limit may override the externally programmed current limit level to keep the LT3045-1 within its safe-operating-area (SOA). See the Internal Current Limit vs Input-to-Output Differential graph in the Typical Performance Characteristics section.

As shown in the Block Diagram, the ILIM pin sources current proportional (1:500) to output current; therefore, it also serves as a current monitoring pin with a 0V to 300mV range. If external current limit or current monitoring is not used, tie ILIM to GND.

Output Overshoot Recovery

During a load step from full load to no load (or light load), the output voltage overshoots before the regulator responds to turn the power transistor OFF. Given that there is no load (or very light load) present at the output, it takes a long time to discharge the output capacitor.

As illustrated in the Block Diagram, the LT3045-1 incorporates an overshoot recovery circuitry that turns on a current sink to discharge the output capacitor in the event OUTS is higher than SET. This current is typically about 4mA. No load recovery is disabled for input voltages less than 2.5V or output voltages less than 1.5V.

APPLICATIONS INFORMATION




Figure 7. Parallel Devices




Figure 8. Recommended DFN Layout

If OSTS is externally held above SET, the current sink turns ON in an attempt to restore OSTS to its programmed voltage. The current sink remains ON until the external circuitry releases OSTS.

Direct Paralleling for Higher Current

Higher output current is obtained by paralleling multiple LT3045-1s. Tie all SET pins together and all IN pins together. Connect the OUT pins together using small pieces of PCB trace (used as a ballast resistor) to equalize currents in the LT3045-1s. PCB trace resistance in milliohms/inch is shown in Table 2.

Table 2. PC Board Trace Resistance

WEIGHT (oz)	10mil WIDTH	20mil WIDTH
1	54.3	27.1
2	27.1	13.6

Trace resistance is measured in mΩ/in.

The small worst-case offset of 2mV for each paralleled LT3045-1 minimizes the required ballast resistor value. Figure 7 illustrates that two LT3045-1s, each using a 20mΩ PCB trace ballast resistor, provide better than 20% accurate output current sharing at full load. The two 20mΩ external resistors only add 10mV of output regulation drop with a 1A maximum current. With a 3.3V output, this only adds 0.3% to the regulation accuracy. As has been discussed previously, tie the OSTS pin directly to the output capacitor.

More than two LT3045-1s can also be paralleled for even higher output current and lower output noise. Paralleling multiple LT3045-1s is also useful for distributing heat on the PCB. For applications with high input-to-output voltage differential, an input series resistor or resistor in parallel with the LT3045-1 can also be used to spread heat.

PCB Layout Considerations

Given the LT3045-1's high bandwidth and ultrahigh PSRR, careful PCB layout must be employed to achieve full device performance. Figure 8 shows a recommended layout that delivers full performance of the regulator. Refer to the LT3045-1's DC2593A demo board manual for further details.

APPLICATIONS INFORMATION

High Efficiency Linear Regulator: Voltage Input-to-Output Control (VIOC)

The VIOC pin is used to control an upstream switching converter (e.g. buck, boost, buck-boost, etc) to maintain a constant voltage across the LT3045-1, regardless of the LDO's output voltage. This maximizes efficiency while maintaining PSRR performance. The VIOC pin is the output of a fast unity-gain amplifier that measures the difference between IN and OUT or 1.5V, whichever is higher. As shown in Figure 9, the VIOC feature is simple to use. Just tie the VIOC pin to the upstream switching converter's feedback (FB) pin, and this will regulate the LT3045-1's input-to-output differential to the switching converter's feedback voltage. When paralleling multiple LT3045-1s, tie the VIOC pin of one of the LT3045-1 to the upstream switching converter's feedback pin and float the remaining VIOC pins.

While the VIOC buffer is inside the switching converter's feedback loop, given the VIOC buffer's high bandwidth, the switching converter's frequency compensation doesn't need to be adjusted. Phase delay through the VIOC buffer is typically less than 2° for frequencies as high as 100kHz; hence, within the switching converter's bandwidth (usually much less than 100kHz), the VIOC buffer will be transparent and just act like an ideal wire.

For example, for a switching converter with less than 100kHz bandwidth and a phase margin of 50° , using the VIOC buffer, the phase margin will degrade by at most 2° . Hence, the phase margin for the switching converter (using the VIOC pin) will be at least 48° . Given the VIOC buffer is inside the switching converter's feedback loop, the total capacitance on the VIOC pin is required to be below 20pF.

As shown in Figure 10, the input-to-output differential voltage is easily programmable to support different ap-




Figure 9. VIOC Basic Operation




Figure 10. Programming Input-to-Output Differential

APPLICATIONS INFORMATION

application needs (PSRR vs. power dissipation) using the following equation:

$$V_{LDOIN} - V_{LDOOUT} = V_{VIOC} = V_{FBSWITCHER} \cdot \frac{R1+R2}{R1}$$

Furthermore, in the event the LT3045-1 SET pin opens up, the LT3045-1 input voltage can rise up to the switcher's input voltage, and thus potentially violate the LT3045-1's absolute maximum rating. To prevent this, the maximum LT3045-1 input voltage can be set using a resistor (R3) between the VIOC and IN pins of the regulator such that:

$$V_{(MAX)LDOIN} = V_{FBSWITCHER} \cdot \frac{R1+R2+R3}{R1} + I_{SINK} \cdot R3$$

Moreover, the VIOC pin is capable of sourcing 200μA and sinking 15μA of current. To mitigate the effect of the sink current on the maximum LDO input voltage (shown above), choose R1 such that the resistor divider typically runs at least 100μA.

For $V_{OUT} > 1.5V$, $V_{IN} = V_{OUT} + V_{VIOC}$. The VIOC pin voltage (and hence the input-to-output differential) can be programmed anywhere between a minimum of 1V and a maximum of 4V or $V_{OUT} - 0.5V$ (for $V_{OUT} > 1.5V$), whichever is lower. For applications where the feedback pin of the switching regulator is below 1V, use resistors R1 and R2 to make sure the VIOC pin is within the aforementioned range. Note that the VIOC pin voltage cannot

be programmed below the upstream switching converter's feedback pin. For $V_{OUT} \leq 1.5V$, the VIOC programming range is $1V \pm 5\%$. If VIOC is set to be outside this range, then the LT3045-1 input voltage will rise to the maximum value set using R3. If VIOC functionality is not used, float the VIOC pin.

Given the maximum VIOC programming voltage is dependent on V_{OUT} , care must be taken in setting the VIOC voltage. For instance, if VIOC is set to 1V, the LDO's IN-to-OUT differential will be regulated to 1V for $V_{OUT} > 1.5V$. Similarly, if VIOC is set to 2V, the regulator's IN-to-OUT differential will be regulated to 2V for $V_{OUT} > 2.5V$ (i.e. $V_{VIOC} + 0.5V$). However, if the output voltage is below 2.5V, for this example, then the LDO will not be able to drive its VIOC pin to the right level of 2V. As a result, the upstream pre-regulator's output will rise, thereby causing the LT3045-1 input voltage to rise to the maximum voltage set using R3. Hence, for protection under various fault conditions, the use of R3 to set the maximum V_{IN} voltage (below 20V) is required.

Typical VIOC Application

Figure 11 shows a typical VIOC application used to post-regulate the output of the LT8608 buck converter. The VIOC voltage is set at 1V with the maximum LDO input voltage set to 16.5V. Figure 12 shows the LDO's input and output voltage when pulsing the LT3045-1's EN/UV pin, and as




Figure 11. Typical LT3045-1 Post-Regulating Application

APPLICATIONS INFORMATION

can be seen, when the LDO is disabled, the LDO input voltage goes to the maximum input voltage set by the resistor divider on the VIOC pin. Figure 13 shows the load step response of the LT8608 using the VIOC buffer. Figure 14 shows the LDO's input and output voltage response to stepping the set pin from 3V to 4V. Figure 15 shows the LDO's output and input voltage while ramping the SET pin from 0V to 10V, and as can be seen, the LT8608's output voltage tracks the LT3045's output voltage when it is greater than 1.5V. Lastly, Figure 16 shows the noise spectral density at the LT3045-1 input and output.




Figure 12. LT3045-1 EN/UV Pulse




Figure 13. Load Step Response Using the VIOC Buffer




Figure 14. Stepping V_{SET} from 3V to 4V (and Back to 3V)




Figure 15. Ramping V_{SET} from 0V to 10V (and Back to 0V)




Figure 16. LT3045-1's Input and Output Noise Spectral Density

APPLICATIONS INFORMATION

Thermal Considerations

The LT3045-1 has internal power and thermal limiting circuits that protect the device under overload conditions. The thermal shutdown temperature is nominally 165°C with about 8°C of hysteresis. For continuous normal load conditions, do not exceed the maximum junction temperature (125°C for E- and I-grades). It is important to consider all sources of thermal resistance from junction to ambient. This includes junction-to-case, case-to-heat sink interface, heat sink resistance or circuit board-to-ambient as the application dictates. Additionally, consider all heat sources in close proximity to the LT3045-1.

The undersides of the DFN and MSOP packages have exposed metal from the lead frame to the die attachment. Both packages allow heat to directly transfer from the die junction to the PCB metal to limit maximum operating junction temperature. The dual-in-line pin arrangement allows metal to extend beyond the ends of the package on the topside (component side) of the PCB.

For surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the PCB and its copper traces. Copper board stiffeners and plated through-holes can also be used to spread the heat generated by the regulator.

Tables 3 and 4 list thermal resistance as a function of copper area on a fixed board size. All measurements were taken in still air on a 4 layer FR-4 board with 1oz solid internal planes and 2oz top/bottom planes with a total board thickness of 1.6mm. The four layers were electrically isolated with no thermal vias present. PCB layers, copper weight, board layout and thermal vias affect the resultant thermal resistance. For more information on thermal resistance and high thermal conductivity test boards, refer to JEDEC standard JESD51, notably JESD51-7 and JESD51-12. Achieving low thermal resistance necessitates attention to detail and careful PCB layout.

Table 3. Measured Thermal Resistance for DFN Package

COPPER AREA		BOARD AREA	THERMAL RESISTANCE
TOP SIDE*	BOTTOM SIDE		
2500mm ²	2500mm ²	2500mm ²	34°C/W
1000mm ²	2500mm ²	2500mm ²	34°C/W
225mm ²	2500mm ²	2500mm ²	35°C/W
100mm ²	2500mm ²	2500mm ²	36°C/W

*Device is mounted on topside

Table 4. Measured Thermal Resistance for MSOP Package

COPPER AREA		BOARD AREA	THERMAL RESISTANCE
TOP SIDE*	BOTTOM SIDE		
2500mm ²	2500mm ²	2500mm ²	33°C/W
1000mm ²	2500mm ²	2500mm ²	33°C/W
225mm ²	2500mm ²	2500mm ²	34°C/W
100mm ²	2500mm ²	2500mm ²	35°C/W

*Device is mounted on topside

Calculating Junction Temperature

Example: Given an output voltage of 3.3V and input voltage of 5V ± 5%, output current range from 1mA to 500mA, and a maximum ambient temperature of 85°C, what is the maximum junction temperature?

The LT3045-1's power dissipation is:

$$I_{OUT(MAX)} \cdot (V_{IN(MAX)} - V_{OUT}) + I_{GND} \cdot V_{IN(MAX)}$$

where:

$$I_{OUT(MAX)} = 500\text{mA}$$

$$V_{IN(MAX)} = 5.25\text{V}$$

$$I_{GND} \text{ (at } I_{OUT} = 500\text{mA and } V_{IN} = 5.25\text{V)} = 12.5\text{mA}$$

thus:

$$P_{DISS} = 0.5\text{A} \cdot (5.25\text{V} - 3.3\text{V}) + 12.5\text{mA} \cdot 5.25\text{V} = 1\text{W}$$

Using a DFN package, the thermal resistance is in the range of 34°C/W to 36°C/W depending on the copper area. Therefore, the junction temperature rise above ambient approximately equals:

$$1\text{W} \cdot 35^\circ\text{C/W} = 35^\circ\text{C}$$

APPLICATIONS INFORMATION

The maximum junction temperature equals the maximum ambient temperature plus the maximum junction temperature rise above ambient:

$$T_{JMAX} = 85^{\circ}\text{C} + 35^{\circ}\text{C} = 120^{\circ}\text{C}$$

Overload Recovery

Like many IC power regulators, the LT3045-1 incorporates safe-operating-area (SOA) protection. The SOA protection activates at input-to-output differential voltages greater than 12V. The SOA protection decreases the current limit as the input-to-output differential increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltages up to the LT3045-1's absolute maximum ratings. The LT3045-1 provides some level of output current for all values of input-to-output differentials. Refer to the Current Limit curves in the Typical Performance Characteristics section. When power is first applied and input voltage rises, the output follows the input and keeps the input-to-output differential low to allow the regulator to supply large output current and start-up into high current loads.

Due to current limit foldback, however, at high input voltages a problem can occur if the output voltage is low and the load current is high. Such situations occur after the removal of a short-circuit or if the EN/UV pin is pulled high after the input voltage has already turned ON. The load line in such cases intersects the output current profile at two points. The regulator now has two stable operating points. With this double intersection, the input power supply may need to be cycled down to zero and brought back up again to make the output recover. Other linear regulators with foldback current limit protection (such as the LT1965 and LT1963A) also exhibit this phenomenon, so it is not unique to the LT3045-1.

Protection Features

The LT3045-1 incorporates several protection features for battery-powered applications. Precision current limit and thermal overload protection protect the LT3045-1 against overload and fault conditions at the device's output. For normal operation, do not allow the junction temperature to exceed 125°C (E-grade, I-grade).


To protect the LT3045-1's low noise error amplifier, the SET-to-OUTS protection clamp limits the maximum voltage between SET and OUTS with a maximum DC current of 20mA through the clamp. So for applications where SET is actively driven by a voltage source, the voltage source must be current limited to 20mA or less. Moreover, to limit the transient current flowing through these clamps during a transient fault condition, limit the maximum value of the SET pin capacitor (C_{SET}) to 22μF.

The LT3045-1 also incorporates reverse input protection whereby the IN pin withstands reverse voltages of up to -20V without causing any input current flow and without developing negative voltages at the OUT pin. The regulator protects both itself and the load against batteries that are plugged-in backwards.


In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to GND, pulled to some intermediate voltage, or left open-circuit. In all of these cases, the reverse-current protection circuitry prevents current flow from output to the input. Nonetheless, due to the OUTS-to-SET clamp, unless the SET pin is floating, current can flow to GND through the SET pin resistor as well as up to 15mA to GND through the output overshoot recovery circuitry. This current flow through the output overshoot recovery circuitry can be significantly reduced by placing a Schottky diode between OUTS and SET pins, with its anode at the OUTS pin.

TYPICAL APPLICATIONS

12V_{IN} to 3.3V_{OUT} with 0.8μV_{RMS} Integrated Noise




Low Noise CC/CV Lab Power Supply



$$V_{OUT(MAX)} = 100\mu A \cdot R_{SET}$$

$$I_{OUT(MAX)} = \frac{150mA \cdot k\Omega}{R_{IOUT}}$$


Ultralow Noise Current Source for RF Biasing Applications




OUTPUT CURRENT NOISE = $0.8\mu V_{RMS}/R_{OUT}$
INCREASE R1 (AND R_{SET}) TO REDUCE CURRENT NOISE

TYPICAL APPLICATIONS

Programming Undervoltage Lockout




Ratiometric Tracking




TYPICAL APPLICATIONS

Ultralow 1/f Noise Reference Buffer




Paralleling Multiple Devices Using ILIM (Current Monitor) to Cancel Ballast Resistor Drop



TYPICAL APPLICATIONS

Paralleling Multiple LT3045-1s for 2A Output Current




30451 TA09

TYPICAL APPLICATIONS

Low Noise Wheatstone Bridge Power Supply


LT1763 NOISE: 20μVRMS (10Hz TO 100kHz)
LT3045-1 NOISE: 0.8μVRMS (10Hz TO 100kHz)

RESISTOR TOLERANCE	BRIDGE PSRR	NOISE AT V _{BRIDGE} USING LT1763	NOISE AT V _{BRIDGE} USING LT3045-1
PERFECT MATCHING	INFINITE	–	–
1%	40dB	200nVRMS	8nVRMS
5%	26dB	1000nVRMS	42.5nVRMS




30451 TA10

PGFB Disabled without Reverse Input Protection



30451 TA11

PGFB Disabled with Reverse Input Protection




30451 TA12



PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/product/LT3045-1#packaging> for the most recent package drawings.

DD Package 12-Lead Plastic DFN (3mm × 3mm) (Reference LTC DWG # 05-08-1725 Rev A)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



BOTTOM VIEW—EXPOSED PAD


NOTE:

1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD AND TIE BARS SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/product/LT3045-1#packaging> for the most recent package drawings.

MSE Package 12-Lead Plastic MSOP, Exposed Die Pad (Reference LTC DWG # 05-08-1666 Rev G)




NOTE:

1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm ($.006''$) PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm ($.006''$) PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm ($.004''$) MAX
6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm ($.010''$) PER SIDE.

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	09/17	Modified Typical Application circuit.	1
		Modified conditions for 3 VIOC curves: $I_{OUT} = 1\text{mA}$.	12
		Modified Figure 11.	23

TYPICAL APPLICATION



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1761	100mA, Low Noise LDO	300mV Dropout Voltage, Low Noise: 20µV _{RMS} , V _{IN} = 1.8V to 20V, TSOT-23 Package
LT1763	500mA, Low Noise LDO	300mV Dropout Voltage, Low Noise: 20µV _{RMS} , V _{IN} = 1.8V to 20V, 4mm × 3mm DFN and SO-8 Packages
LT3042	200mA, Ultralow Noise and Ultrahigh PSRR LDO	0.8µV _{RMS} Noise and 79dB PSRR at 1MHz, V _{IN} = 1.8V to 20V, 350mV Dropout Voltage, Programmable Current Limit and Power Good, 3mm × 3mm DFN and MSOP Packages
LT3045	500mA, Ultralow Noise and Ultrahigh PSRR LDO	0.8µV _{RMS} Noise and 76dB PSRR at 1MHz, V _{IN} = 1.8V to 20V, 260mV Dropout Voltage, Programmable Current Limit and Power Good, 3mm × 3mm DFN and MSOP Packages
LT3065	500mA Low Noise LDO with Soft-Start	300mV Dropout Voltage, Low Noise: 25µV _{RMS} , V _{IN} = 1.8V to 45V, 3mm × 3mm DFN and MSOP Packages
LT3080	1.1A, Parallelable, Low Noise, Low Dropout Linear Regulator	300mV Dropout Voltage (2-Supply Operation), Low Noise: 40µV _{RMS} , V _{IN} : 1.2V to 36V, V _{OUT} : 0V to 35.7V, Current-Based Reference with 1-Resistor V _{OUT} Set; Directly Parallelable (No Op Amp Required), Stable with Ceramic Capacitors; TO-220, DD-Pak, SOT-223, MSOP and 3mm × 3mm DFN-8 Packages; LT3080-1 Version Has Integrated Internal Ballast Resistor
LT3085	500mA, Parallelable, Low Noise, Low Dropout Linear Regulator	275mV Dropout (2-Supply Operation), Low Noise: 40µV _{RMS} , V _{IN} : 1.2V to 36V, V _{OUT} : 0V to 35.7V, Current-Based Reference with 1-Resistor V _{OUT} Set, Directly Parallelable (No Op Amp Required), Stable with Ceramic Capacitors; MS8E and 2mm × 3mm DFN-6 Packages

30451fa